5535 Hdl-Based Digital Systems Design (3)
This course covers hardware design techniques using a Hardware Description
Language (HDL). It also discusses several digital system design methodologies,
including structural specifications of hardware, HDL-based simulations and
testbenches. Courses focus on the synthesis methodologies for use-defined
primitives (UPD), data types, operators, Verilog constructs multiplexed
datapaths, buses, bus drivers, FSMs, assignments, case, functions, tasks, named
events and rapid protyping techniques with Verlog HDL, ASICs and FPGAs.
Prerequisites: ECE 226 (Logic Design) or consent of instructor.